Sciweavers

99 search results - page 9 / 20
» Event-Driven Programming with Logical Execution Times
Sort
View
ICS
2000
Tsinghua U.
15 years 3 months ago
A low-complexity issue logic
One of the main concerns in today's processor design is the issue logic. Instruction-level parallelism is usually favored by an out-of-order issue mechanism where instruction...
Ramon Canal, Antonio González
78
Voted
ISCA
1999
IEEE
87views Hardware» more  ISCA 1999»
15 years 3 months ago
Dynamic Vectorization: A Mechanism for Exploiting Far-Flung ILP in Ordinary Programs
Several ILP limit studies indicate the presence of considerable ILP across dynamically far-apart instructions in program execution. This paper proposes a hardware mechanism, dynam...
Sriram Vajapeyam, P. J. Joseph, Tulika Mitra
PADS
2005
ACM
15 years 5 months ago
Merging Parallel Simulation Programs
In earlier work cloning is proposed as a means for efficiently splitting a running simulation midway through its execution into multiple parallel simulations. In simulation cloni...
Abhishek Agarwal, Maria Hybinette
71
Voted
ILP
2005
Springer
15 years 5 months ago
Strategies to Parallelize ILP Systems
Abstract. It is well known by Inductive Logic Programming (ILP) practioners that ILP systems usually take a long time to find valuable models (theories). The problem is specially ...
Nuno A. Fonseca, Fernando M. A. Silva, Rui Camacho
TCAD
2008
101views more  TCAD 2008»
14 years 11 months ago
Using Field-Repairable Control Logic to Correct Design Errors in Microprocessors
Functional correctness is a vital attribute of any hardware design. Unfortunately, due to extremely complex architectures, widespread components, such as microprocessors, are often...
Ilya Wagner, Valeria Bertacco, Todd M. Austin