521 search results - page 51 / 105 » Executing Hardware as Parallel Software for Picoblaze Networ... |
ISCA
1996
IEEE
15 years 4 months ago
1996
IEEE
Parallel workstations, each comprising 10-100 processors, promise cost-effective general-purpose multiprocessing. This paper explores the coupling of such small- to medium-scale s...
SPAA
2009
ACM
16 years 11 days ago
2009
ACM
This workshop paper reports work in progress on NZTM, a nonblocking, zero-indirection object-based hybrid transactional memory system. NZTM can execute transactions using best-eff...
EUROCAST
2007
Springer
15 years 3 months ago
2007
Springer
Most non-trivial applications use some form of input/output (I/O), such as network communication. When model checking such an application, a simple state space exploration scheme i...
122
click to vote
MICRO
1992
IEEE
15 years 3 months ago
1992
IEEE
Software pipelining is an important instruction scheduling technique for efficiently overlapping successive iterations of loops and executing them in parallel. Modulo scheduling i...
ISCAS
2005
IEEE
15 years 5 months ago
2005
IEEE
— Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon...