3893 search results - page 201 / 779 » Execution Architectures and Compilation |
142
click to vote
IAJIT
2010
15 years 2 months ago
2010
: This paper proposes a pipelined, systolic architecture for two- dimensional discrete Fourier transform computation which is highly concurrent. The architecture consists of two, o...
132
Voted
KONVENS
1992
15 years 8 months ago
1992
: We consider communication between modules in an integrated architecture for Speech and Natural Language (NL), in particular the communication with the semantics module. In an int...
142
Voted
VL
2005
IEEE
15 years 9 months ago
2005
IEEE
Abstract— Visualizing software architecture faces the challenges of both data complexity and visual complexity. This paper presents an approach for visualizing software architect...
127
click to vote
ISCA
1998
IEEE
15 years 8 months ago
1998
IEEE
Alewife is a multiprocessor architecture that supports up to 512 processing nodes connected over a scalable and cost-effective mesh network at a constant cost per node. The MIT Al...
144
click to vote
ASPDAC
2007
ACM
15 years 8 months ago
2007
ACM
- Most image processing applications are computationally intensive and data intensive. Reconfigurable hardware boards provide a convenient and flexible solution to speed up these a...