Sciweavers

3893 search results - page 214 / 779
» Execution Architectures and Compilation
Sort
View
DATE
2006
IEEE
90views Hardware» more  DATE 2006»
15 years 10 months ago
A time predictable Java processor
This paper presents a Java processor, called JOP, designed for time-predictable execution of real-time tasks. JOP is the implementation of the Java virtual machine in hardware. We...
Martin Schoeberl
DATE
2008
IEEE
182views Hardware» more  DATE 2008»
15 years 10 months ago
An adaptable FPGA-based System for Regular Expression Matching
In many applications string pattern matching is one of the most intensive tasks in terms of computation time and memory accesses. Network Intrusion Detection Systems and DNA Seque...
Ivano Bonesana, Marco Paolieri, Marco D. Santambro...
DATE
2010
IEEE
155views Hardware» more  DATE 2010»
15 years 8 months ago
Bitstream processing for embedded systems using C++ metaprogramming
—This paper suggests a new approach for bitstream processing of embedded systems, using a combination of C++ metaprogramming combined with architecture extensions of an customiza...
Reimund Klemm, Gerhard Fettweis
ISLPED
1999
ACM
100views Hardware» more  ISLPED 1999»
15 years 8 months ago
Selective instruction compression for memory energy reduction in embedded systems
We propose a technique for reducing the energy required by rmware code to execute on embedded systems. The method is based on the idea of compressing the most commonly executed in...
Luca Benini, Alberto Macii, Enrico Macii, Massimo ...
ECML
2005
Springer
15 years 9 months ago
Machine Learning of Plan Robustness Knowledge About Instances
Abstract. Classical planning domain representations assume all the objects from one type are exactly the same. But when solving problems in the real world systems, the execution of...
Sergio Jiménez, Fernando Fernández, ...