Sciweavers

3893 search results - page 54 / 779
» Execution Architectures and Compilation
Sort
View
CASES
2005
ACM
14 years 11 months ago
Compilation techniques for energy reduction in horizontally partitioned cache architectures
Horizontally partitioned data caches are a popular architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. Horizontally part...
Aviral Shrivastava, Ilya Issenin, Nikil Dutt
HIPEAC
2009
Springer
15 years 4 months ago
Compiler Controlled Speculation for Power Aware ILP Extraction in Dataflow Architectures
Muhammad Umar Farooq, Lizy Kurian John, Margarida ...
ASPDAC
2009
ACM
91views Hardware» more  ASPDAC 2009»
15 years 4 months ago
Thermal-aware post compilation for VLIW architectures
Wen-Wen Hsieh, TingTing Hwang
66
Voted
CASES
2006
ACM
15 years 3 months ago
Compiler optimization of embedded applications for an adaptive SoC architecture
Charles Hardnett, Krishna V. Palem, Yogesh Chobe
SAMOS
2005
Springer
15 years 3 months ago
Ultra Fast Cycle-Accurate Compiled Emulation of Inorder Pipelined Architectures
Stefan Farfeleder, Andreas Krall, R. Nigel Horspoo...