Sciweavers

3893 search results - page 588 / 779
» Execution Architectures and Compilation
Sort
View
CSCW
2000
ACM
15 years 10 months ago
Developing adaptive groupware applications using a mobile component framework
A need exists to develop groupware systems that adapt to available resources and support user mobility. This paper presents DACIA, a system that provides mechanisms for building s...
Radu Litiu, Atul Prakash
ISLPED
1999
ACM
143views Hardware» more  ISLPED 1999»
15 years 10 months ago
Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation
Modern microprocessors employ one or two levels of on-chip cachesto bridge the burgeoning speeddisparities between the processor and the RAM. These SRAM caches are a major source ...
Kanad Ghose, Milind B. Kamble
DEXAW
1999
IEEE
111views Database» more  DEXAW 1999»
15 years 10 months ago
A Parallel Algebra for Object Databases
This paper describes an algebra for use with parallel object databases, and in particular ODMG compliant databases with OQL. Although there have been many proposals for parallel r...
Sandra de F. Mendes Sampaio, Norman W. Paton, Paul...
EUROMICRO
1999
IEEE
15 years 10 months ago
Enhancing Security in the Memory Management Unit
We propose an hardware solution to several security problems that are difficult to solve on classical processor architectures, like licensing, electronic commerce, or software pri...
Tanguy Gilmont, Jean-Didier Legat, Jean-Jacques Qu...
HPCA
1999
IEEE
15 years 10 months ago
Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors
Previous simulators for shared-memory architectures have imposed a large tradeoff between simulation accuracy and speed. Most such simulators model simple processors that do not e...
Murthy Durbhakula, Vijay S. Pai, Sarita V. Adve