Sciweavers

3893 search results - page 620 / 779
» Execution Architectures and Compilation
Sort
View
139
Voted
CASES
2003
ACM
15 years 10 months ago
Polynomial-time algorithm for on-chip scratchpad memory partitioning
Focusing on embedded applications, scratchpad memories (SPMs) look like a best-compromise solution when taking into account performance, energy consumption and die area. The main ...
Federico Angiolini, Luca Benini, Alberto Caprara
155
Voted
DAC
2003
ACM
15 years 10 months ago
Improved indexing for cache miss reduction in embedded systems
The increasing use of microprocessor cores in embedded systems as well as mobile and portable devices creates an opportunity for customizing the cache subsystem for improved perfo...
Tony Givargis
GRID
2003
Springer
15 years 10 months ago
Autonomic Service Adaptation in ICENI using Ontological Annotation
With the advent of web services standards and a serviceoriented Grid architecture, it is foreseeable that competing as well as complimenting computational services will proliferat...
Jeffrey Hau, William Lee, Steven Newhouse
ISSS
2002
IEEE
174views Hardware» more  ISSS 2002»
15 years 10 months ago
A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor
Nowadays, new DSP applications are offering combined and flexible multimedia and telecom services. VLIW processor architectures, which include dedicated but inflexible functional ...
Carles Rodoreda Sala, Natalino G. Busá
126
Voted
HPCC
2009
Springer
15 years 9 months ago
A Study of Bare PC Web Server Performance for Workloads with Dynamic and Static Content
—Bare PC applications do not use an operating system or kernel. The bare PC architecture avoids buffer copying, minimizes interrupts, uses a single thread of execution for proces...
Long He, Ramesh K. Karne, Alexander L. Wijesinha, ...