3893 search results - page 625 / 779 » Execution Architectures and Compilation |
170
click to vote
ACMICEC
2008
ACM
15 years 7 months ago
2008
ACM
In this paper we present a framework and methodology for aligning the business strategy and IT/IS for an organization offering an e-service in a multi-organizational setting. We e...
139
click to vote
CASES
2008
ACM
15 years 7 months ago
2008
ACM
This paper proposes a combination of circuit and architectural techniques to maximize leakage power reduction in embedded processor on-chip caches. It targets cache peripheral cir...
143
Voted
CASES
2005
ACM
15 years 7 months ago
2005
ACM
This paper presents a methodology for monitoring security in Application Specific Instruction-set Processors (ASIPs). This is a generalized methodology for inline monitoring insec...
137
Voted
DAC
2005
ACM
15 years 7 months ago
2005
ACM
This paper describes a novel technique called Embedded Test-bench Control (ETC), extensively used in the verification of Tensilica’s latest configurable processor. Conventional ...
154
click to vote
DAC
2005
ACM
15 years 7 months ago
2005
ACM
Microfluidic biochips promise to revolutionize biosensing and clinical diagnostics. As more bioassays are executed concurrently on a biochip, system integration and design complex...