3893 search results - page 641 / 779 » Execution Architectures and Compilation |
134
Voted
MICRO
2005
IEEE
15 years 9 months ago
2005
IEEE
We introduce techniques to support efficient non-atomic execution of very long traces on a new binary translation based, x86-64 compatible VLIW microprocessor. Incrementally comm...
141
click to vote
IPPS
2003
IEEE
15 years 9 months ago
2003
IEEE
The available Instruction Level Parallelism in Java bytecode (Java-ILP) is not readily exploitable using traditional in-order or out-of-order issue mechanisms due to dependencies ...
185
Voted
IPPS
2003
IEEE
15 years 9 months ago
2003
IEEE
Abstract— The execution environments For scientific applications have evolved significantly over the years. Vector and parallel architectures have provided significantly faste...
148
click to vote
EUROPAR
1997
Springer
15 years 8 months ago
1997
Springer
Instruction scheduling in general, and software pipelining in particular face the di cult task of scheduling operations in the presence of uncertain latencies. The largest contrib...
114
Voted
NIXDORF
1992
15 years 7 months ago
1992
We present some quantitative performance measurements for the computing power of Programmable Active Memories (PAM), as introduced by [2]. Based on Field Programmable Gate Array (...