Sciweavers

3893 search results - page 81 / 779
» Execution Architectures and Compilation
Sort
View
CGO
2005
IEEE
15 years 3 months ago
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache
Modern embedded microprocessors use low power on-chip memories called scratch-pad memories to store frequently executed instructions and data. Unlike traditional caches, scratch-p...
Rajiv A. Ravindran, Pracheeti D. Nagarkar, Ganesh ...
CODES
1999
IEEE
15 years 2 months ago
A unified formal model of ISA and FSMD
In this paper, we develop a formal framework to widen the scope of retargetable compilation. The goal is achieved by the unification of architectural models for both the processor...
Jianwen Zhu, Daniel Gajski
ISPDC
2006
IEEE
15 years 3 months ago
Continuous Software Test Distributed Execution and Integrated into the Globus Toolkit
This article shows how the idea of continuous software testing [23] of a world wide working group can be well integrated into the Grid Computing paradigm using the Globus Toolkit ...
Christoph Reich, Bettina Scharpf
MEMOCODE
2003
IEEE
15 years 3 months ago
Optimizations for Faster Execution of Esterel Programs
Several efficient compilation techniques have been recently proposed for the generation of sequential (C) code from Esterel programs. Consisting essentially in direct simulation ...
Dumitru Potop-Butucaru, Robert de Simone
CGO
2004
IEEE
15 years 1 months ago
A Compiler Scheme for Reusing Intermediate Computation Results
Recent research has shown that programs often exhibit value locality. Such locality occurs when a code segment, although executed repeatedly in the program, takes only a small num...
Yonghua Ding, Zhiyuan Li