Sciweavers

555 search results - page 80 / 111
» Execution levels for aspect-oriented programming
Sort
View
ICPP
2003
IEEE
15 years 4 months ago
Enabling Partial Cache Line Prefetching Through Data Compression
Hardware prefetching is a simple and effective technique for hiding cache miss latency and thus improving the overall performance. However, it comes with addition of prefetch buff...
Youtao Zhang, Rajiv Gupta
DSN
2004
IEEE
15 years 2 months ago
Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline
The progression of implementation technologies into the sub-100 nanometer lithographies renew the importance of understanding and protecting against single-event upsets in digital...
Nicholas J. Wang, Justin Quek, Todd M. Rafacz, San...
COMPSAC
2001
IEEE
15 years 2 months ago
Exception Handling in Component-Based System Development
Designers of component-based software face two problems related to dealing with abnormal events: developing exception handling at the level of the integrated system and accommodat...
Alexander B. Romanovsky
AAAI
2000
15 years 13 days ago
Inter-Layer Learning Towards Emergent Cooperative Behavior
As applications for artificially intelligent agents increase in complexity we can no longer rely on clever heuristics and hand-tuned behaviors to develop their programming. Even t...
Shawn Arseneau, Wei Sun, Changpeng Zhao, Jeremy R....
87
Voted
PDPTA
2000
15 years 13 days ago
The KIT COSMOS Processor: Introducing CONDOR
Abstract In this paper, we propose a microprocessor architecture which eciently utilizes nextgeneration semiconductor technology. While the technology makes it possible to integrat...
Toshinori Sato, Itsujiro Arita