Sciweavers

337 search results - page 29 / 68
» Experience with Performing Architecture Tradeoff Analysis
Sort
View
120
Voted
MICRO
2003
IEEE
148views Hardware» more  MICRO 2003»
15 years 5 months ago
Fast Secure Processor for Inhibiting Software Piracy and Tampering
Due to the widespread software piracy and virus attacks, significant efforts have been made to improve security for computer systems. For stand-alone computers, a key observation...
Jun Yang 0002, Youtao Zhang, Lan Gao
104
Voted
SBCCI
2005
ACM
123views VLSI» more  SBCCI 2005»
15 years 6 months ago
Fault tolerance overhead in network-on-chip flow control schemes
Flow control mechanisms in Network-on-Chip (NoC) architectures are critical for fast packet propagation across the network and for low idling of network resources. Buffer manageme...
Antonio Pullini, Federico Angiolini, Davide Bertoz...
ADBIS
1995
Springer
155views Database» more  ADBIS 1995»
15 years 4 months ago
The MaStA I/O Cost Model and its Validation Strategy
Crash recovery in database systems aims to provide an acceptable level of protection from failure at a given engineering cost. A large number of recovery mechanisms are known, and...
S. Scheuerl, Richard C. H. Connor, Ronald Morrison...
99
Voted
JSAC
2006
100views more  JSAC 2006»
15 years 12 days ago
Measuring and Improving the Performance of Network Mobility Management in IPv6 Networks
Measuring the performance of an implementation of a set of protocols and analyzing the results is crucial to understanding the performance and limitations of the protocols in a rea...
Henrik Petander, Eranga Perera, Kun-Chan Lan, Arun...
HIPC
2009
Springer
14 years 10 months ago
A performance prediction model for the CUDA GPGPU platform
The significant growth in computational power of modern Graphics Processing Units(GPUs) coupled with the advent of general purpose programming environments like NVIDA's CUDA,...
Kishore Kothapalli, Rishabh Mukherjee, M. Suhail R...