Sciweavers

76 search results - page 13 / 16
» Experiences Developing an E-Whiteboard-Based Circuit Designe...
Sort
View
75
Voted
CNSR
2006
IEEE
111views Communications» more  CNSR 2006»
15 years 3 months ago
Transparent Ring-to-Ring Interconnection for Metro Core Optical Network
The deployment of Reconfigurable Optical Add/Drop Multiplexers (ROADMs) is going to change the conventional architecture for metro networks. In this paper, we present detailed fea...
Choudhury A. Al Sayeed, Alex Vukovic, Oliver W. W....
ICCAD
2006
IEEE
111views Hardware» more  ICCAD 2006»
15 years 6 months ago
Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs
This work describes a new mapping technique, RAM-MAP, that identifies parts of circuits that can be efficiently mapped into the synchronous embedded memories found on field prog...
Gordon R. Chiu, Deshanand P. Singh, Valavan Manoha...
86
Voted
HOST
2008
IEEE
15 years 4 months ago
Hardware Trojan Detection Using Path Delay Fingerprint
—Trusted IC design is a recently emerged topic since fabrication factories are moving worldwide in order to reduce cost. In order to get a low-cost but effective hardware Trojan ...
Yier Jin, Yiorgos Makris
ISLPED
2006
ACM
99views Hardware» more  ISLPED 2006»
15 years 3 months ago
Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power
All existing methods for thermal-via allocation are based on a steady-state thermal analysis and may lead to excessive number of thermal vias. This paper develops an accurate and ...
Hao Yu, Yiyu Shi, Lei He, Tanay Karnik
ASPDAC
2006
ACM
121views Hardware» more  ASPDAC 2006»
15 years 1 months ago
Efficient early stage resonance estimation techniques for C4 package
- In this paper, we study the relationship between C4 package resonance effects and logical switching timing correlations, which has not been thoroughly investigated in the past. W...
Jin Shi, Yici Cai, Sheldon X.-D. Tan, Xianlong Hon...