Sciweavers

1256 search results - page 167 / 252
» Experiences with the DEVStone benchmark
Sort
View
INFOCOM
2005
IEEE
15 years 10 months ago
DotSlash: handling Web hotspots at dynamic content Web sites
We propose DotSlash, a self-configuring and scalable rescue system, for handling web hotspots at dynamic content web sites. To support load migration for dynamic content, an orig...
Weibin Zhao, Henning Schulzrinne
134
Voted
IPPS
2005
IEEE
15 years 10 months ago
User Transparent Parallel Processing of the 2004 NIST TRECVID Data Set
The Parallel-Horus framework, developed at the University of Amsterdam, is a unique software architecture that allows non-expert parallel programmers to develop fully sequential m...
Frank J. Seinstra, Cees Snoek, Dennis Koelma, Jan-...
ISCAS
2005
IEEE
133views Hardware» more  ISCAS 2005»
15 years 10 months ago
Multiobjective VLSI cell placement using distributed simulated evolution algorithm
— Simulated Evolution (SimE) is a sound stochastic approximation algorithm based on the principles of adaptation. If properly engineered it is possible for SimE to reach nearopti...
Sadiq M. Sait, Ali Mustafa Zaidi, Mustafa I. Ali
ISCAS
2005
IEEE
144views Hardware» more  ISCAS 2005»
15 years 10 months ago
Impact of multicycled scheduling on power-area tradeoffs in behavioural synthesis
— Multicycling is a widely investigated technique for performance optimisation in behavioural synthesis. It allows an operation to execute over two or more control steps with the...
M. A. Ochoa-Montiel, Bashir M. Al-Hashimi, Peter K...
139
Voted
ISMVL
2005
IEEE
107views Hardware» more  ISMVL 2005»
15 years 10 months ago
Multiple-Valued Caches for Power-Efficient Embedded Systems
In this paper, we propose three novel cache models using Multiple-Valued Logic (MVL) paradigm to reduce the cache data storage area and cache energy consumption for embedded syste...
Emre Özer, Resit Sendag, David Gregg