123 search results - page 8 / 25 » Experimenting with buffer sizes in routers |
VLSID
2004
IEEE
15 years 9 months ago
2004
IEEE
In this paper, we describe NoCGEN, a Network On Chip (NoC) generator, which is used to create a simulatable and synthesizable NoC description. NoCGEN uses a set of modularised rou...
ISCA
2008
IEEE
14 years 9 months ago
2008
IEEE
Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the...
SIPS
2007
IEEE
15 years 3 months ago
2007
IEEE
System-on-Chip (SoC) designs become more complex nowadays. The communication between each processing element often suffers challenges due to the wiring problem. Networks-on-Chip (...
TRIDENTCOM
2006
IEEE
15 years 3 months ago
2006
IEEE
—In this paper, we investigate the applicability of simulation and emulation for denial of service (DoS) attack experimentation. As a case study, we consider low-rate TCP-targete...
ISCC
2006
IEEE
15 years 3 months ago
2006
IEEE
Famous rule-of-thumb states that a buffer sized at B = RTT × BW, where RTT is the average round trip time and BW is the bandwidth of output link is necessary in order to achieve ...