375 search results - page 24 / 75 » Explicit gate delay model for timing evaluation |
168
click to vote
TVLSI
2002
15 years 4 months ago
2002
Abstract--This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the u...
141
click to vote
DATE
2009
IEEE
15 years 12 months ago
2009
IEEE
Abstract—Reliable and verifiable hardware, software and content usage metering (HSCM) are of primary importance for wide segments of e-commerce including intellectual property a...
158
click to vote
TKDE
2011
15 years 1 days ago
2011
—It is essential to process real-time data service requests such as stock quotes and trade transactions in a timely manner using fresh data, which represent the current real worl...
128
click to vote
ICCAD
2006
IEEE
16 years 2 months ago
2006
IEEE
— Negative Bias Temperature Instability (NBTI) in PMOS transistors has become a significant reliability concern in present day digital circuit design. With continued scaling, th...
135
click to vote
INFOCOM
2005
IEEE
15 years 10 months ago
2005
IEEE
This paper analyzes a single server queueing system in which service is alternated between two queues and the server requires a (finite) switchover time to switch from one queue ...