375 search results - page 24 / 75 » Explicit gate delay model for timing evaluation |
138
click to vote
TVLSI
2002
15 years 1 months ago
2002
Abstract--This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the u...
112
click to vote
DATE
2009
IEEE
15 years 8 months ago
2009
IEEE
Abstract—Reliable and verifiable hardware, software and content usage metering (HSCM) are of primary importance for wide segments of e-commerce including intellectual property a...
134
Voted
TKDE
2011
14 years 8 months ago
2011
—It is essential to process real-time data service requests such as stock quotes and trade transactions in a timely manner using fresh data, which represent the current real worl...
ICCAD
2006
IEEE
15 years 10 months ago
2006
IEEE
— Negative Bias Temperature Instability (NBTI) in PMOS transistors has become a significant reliability concern in present day digital circuit design. With continued scaling, th...
98
Voted
INFOCOM
2005
IEEE
15 years 7 months ago
2005
IEEE
This paper analyzes a single server queueing system in which service is alternated between two queues and the server requires a (finite) switchover time to switch from one queue ...