87 search results - page 14 / 18 » Exploiting Postdominance for Speculative Parallelization |
144
click to vote
HPCA
2008
IEEE
16 years 5 months ago
2008
IEEE
In this paper, we propose Runahead Threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in Simultaneous Multithreaded...
111
click to vote
ICS
2005
Tsinghua U.
15 years 10 months ago
2005
Tsinghua U.
Chip Multiprocessors (CMPs) are flexible, high-frequency platforms on which to support Thread-Level Speculation (TLS). However, for TLS to deliver on its promise, CMPs must explo...
145
click to vote
IPPS
2005
IEEE
15 years 10 months ago
2005
IEEE
Current processors exploit out-of-order execution and branch prediction to improve instruction level parallelism. When a branch prediction is wrong, processors flush the pipeline ...
152
click to vote
ICS
1999
Tsinghua U.
15 years 9 months ago
1999
Tsinghua U.
Instruction scheduling is an important compiler technique for exploiting more instruction-level parallelism (ILP) in high-performance microprocessors, and in this paper, we study ...
136
click to vote
MICRO
1997
IEEE
15 years 9 months ago
1997
IEEE
As processors continue to exploit more instruction level parallelism, a greater demand is placed on reducing the e ects of memory access latency. In this paper, we introduce a nov...