94 search results - page 4 / 19 » Exploiting Speculative Thread-Level Parallelism on a SMT Pro... |
109
click to vote
ASPLOS
2000
ACM
15 years 5 months ago
2000
ACM
Multiprocessing is already prevalent in servers where multiple clients present an obvious source of thread-level parallelism. However, the case for multiprocessing is less clear f...
113
click to vote
ICCD
2006
IEEE
15 years 10 months ago
2006
IEEE
Pointer bugs associated with dynamically-allocated objects resulting in out-of-bounds memory access are an important class of software bugs. Because such bugs cannot be detected e...
109
click to vote
HPCA
2008
IEEE
16 years 1 months ago
2008
IEEE
In this paper, we propose Runahead Threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in Simultaneous Multithreaded...
129
click to vote
CGO
2008
IEEE
15 years 7 months ago
2008
IEEE
The recent trend in the processor industry of packing multiple processor cores in a chip has increased the importance of automatic techniques for extracting thread level paralleli...
121
click to vote
HIPEAC
2009
Springer
15 years 8 months ago
2009
Springer
Abstract. Threads experiencing long-latency loads on a simultaneous multithreading (SMT) processor may clog shared processor resources without making forward progress, thereby star...