9 search results - page 2 / 2 » Exploiting inter-thread temporal locality for chip multithre... |
SIGARCH
2008
14 years 11 months ago
2008
This paper presents a parallelization framework for emerging applications on the future chip multiprocessors (CMPs). With the continuing prevalence of CMP and the number of on-die...
113
click to vote
TCAD
2008
14 years 11 months ago
2008
Three-dimensional integration has the potential to improve the communication latency and integration density of chip-level multiprocessors (CMPs). However, the stacked highpower de...
103
click to vote
MICRO
2010
IEEE
14 years 9 months ago
2010
IEEE
As the number of cores on a single chip increases with more recent technologies, a packet-switched on-chip interconnection network has become a de facto communication paradigm for ...
ICCD
2006
IEEE
15 years 8 months ago
2006
IEEE
— The influence of interconnects on processor performance and cost is becoming increasingly pronounced with technology scaling. In this paper, we present a fast compression sche...