Sciweavers

42 search results - page 7 / 9
» Exploiting temporal locality in drowsy cache policies
Sort
View
CODES
2008
IEEE
15 years 8 months ago
Distributed and low-power synchronization architecture for embedded multiprocessors
In this paper we present a framework for a distributed and very low-cost implementation of synchronization controllers and protocols for embedded multiprocessors. The proposed arc...
Chenjie Yu, Peter Petrov
MICRO
2000
IEEE
80views Hardware» more  MICRO 2000»
15 years 5 months ago
Silent stores for free
Silent store instructions write values that exactly match the values that are already stored at the memory address that is being written. A recent study reveals that significant ...
Kevin M. Lepak, Mikko H. Lipasti
ISCA
1997
IEEE
135views Hardware» more  ISCA 1997»
15 years 5 months ago
The Design and Analysis of a Cache Architecture for Texture Mapping
The effectiveness of texture mapping in enhancing the realism of computer generated imagery has made support for real-time texture mapping a critical part of graphics pipelines. D...
Ziyad S. Hakura, Anoop Gupta
CN
2006
64views more  CN 2006»
15 years 1 months ago
Piggybacking related domain names to improve DNS performance
In this paper, we present a novel approach to exploit the relationships among domain names to improve the cache hit rate for a local DNS server. Using these relationships, an auth...
Hao Shang, Craig E. Wills
MICRO
2010
IEEE
215views Hardware» more  MICRO 2010»
14 years 12 months ago
A Task-Centric Memory Model for Scalable Accelerator Architectures
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta...