Sciweavers

13895 search results - page 2405 / 2779
» Exploring
Sort
View
MICRO
2009
IEEE
124views Hardware» more  MICRO 2009»
15 years 11 months ago
ZerehCache: armoring cache architectures in high defect density technologies
Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Large SRAM structures used for caches are particularly ...
Amin Ansari, Shantanu Gupta, Shuguang Feng, Scott ...
127
Voted
MICRO
2009
IEEE
120views Hardware» more  MICRO 2009»
15 years 11 months ago
Tribeca: design for PVT variations with local recovery and fine-grained adaptation
With continued advances in CMOS technology, parameter variations are emerging as a major design challenge. Irregularities during the fabrication of a microprocessor and variations...
Meeta Sharma Gupta, Jude A. Rivers, Pradip Bose, G...
ADBIS
2009
Springer
140views Database» more  ADBIS 2009»
15 years 11 months ago
Optimizing Maintenance of Constraint-Based Database Caches
Abstract. Caching data reduces user-perceived latency and often enhances availability in case of server crashes or network failures. DB caching aims at local processing of declarat...
Joachim Klein 0002, Susanne Braun
ADMA
2009
Springer
212views Data Mining» more  ADMA 2009»
15 years 11 months ago
Automating Gene Expression Annotation for Mouse Embryo
It is of high biomedical interest to identify gene interactions and networks that are associated with developmental and physiological functions in the mouse embryo. There are now v...
Liangxiu Han, Jano I. van Hemert, Richard A. Baldo...
AIRS
2009
Springer
15 years 11 months ago
A Latent Dirichlet Framework for Relevance Modeling
Relevance-based language models operate by estimating the probabilities of observing words in documents relevant (or pseudo relevant) to a topic. However, these models assume that ...
Viet Ha-Thuc, Padmini Srinivasan
« Prev « First page 2405 / 2779 Last » Next »