Sciweavers

13895 search results - page 2532 / 2779
» Exploring
Sort
View
90
Voted
MICRO
1999
IEEE
98views Hardware» more  MICRO 1999»
15 years 5 months ago
Access Region Locality for High-Bandwidth Processor Memory System Design
This paper studies an interesting yet less explored behavior of memory access instructions, called access region locality. Unlike the traditional temporal and spatial data localit...
Sangyeun Cho, Pen-Chung Yew, Gyungho Lee
RTCSA
1999
IEEE
15 years 5 months ago
A Symbolic Model Checker for Testing ASTRAL Real-Time Specifications
ASTRAL is a high-level formal specification language for real-time (infinite state) systems. It is provided with structuring mechanisms that allow one to build modularized specifi...
Zhe Dang, Richard A. Kemmerer
ANSS
1998
IEEE
15 years 5 months ago
An Adaptive Synchronization Protocol for Parallel Discrete Event Simulation
Simulation, especially discrete event simulation (DES), is used in a variety of disciplines where numerical methods are difficult or impossible to apply. One problem with this met...
Keith R. Bisset
99
Voted
ICDT
1999
ACM
72views Database» more  ICDT 1999»
15 years 5 months ago
On the Generation of 2-Dimensional Index Workloads
A large number of database index structures have been proposed over the last two decades, and little consensus has emerged regarding their relative e ectiveness. In order to empir...
Joseph M. Hellerstein, Lisa Hellerstein, George Ko...
120
Voted
ICS
1999
Tsinghua U.
15 years 5 months ago
Software trace cache
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
Alex Ramírez, Josep-Lluis Larriba-Pey, Carl...
« Prev « First page 2532 / 2779 Last » Next »