Sciweavers

469 search results - page 66 / 94
» Extended abstract: a race-free hardware modeling language
Sort
View
LISP
2008
154views more  LISP 2008»
14 years 11 months ago
Types and trace effects for object orientation
Trace effects are statically generated program abstractions, that can be model checked for verification of assertions in a temporal program logic. In this paper we develop a type a...
Christian Skalka
JCSS
2010
111views more  JCSS 2010»
14 years 10 months ago
Reduction rules for reset/inhibitor nets
Abstract. Reset/inhibitor nets are Petri nets extended with reset arcs and inhibitor arcs. A reset arc allows a transition to remove all tokens from a certain place when the transi...
H. M. W. Verbeek, Moe Thandar Wynn, Wil M. P. van ...
CAV
2009
Springer
215views Hardware» more  CAV 2009»
16 years 8 days ago
Homer: A Higher-Order Observational Equivalence Model checkER
We present HOMER, an observational-equivalence model checker for the 3rd-order fragment of Idealized Algol (IA) augmented with iteration. It works by first translating terms of the...
David Hopkins, C.-H. Luke Ong
HOTOS
1999
IEEE
15 years 4 months ago
Hey, You Got Your Compiler in My Operating System!
Several operating systems projects revolve around moving functionality above or below the kernel "red line" to increase flexibility or performance. We describe how a gen...
Jon Howell, Mark H. Montague
ATVA
2005
Springer
202views Hardware» more  ATVA 2005»
15 years 5 months ago
Model Checking Real Time Java Using Java PathFinder
Abstract. The Real Time Specification for Java (RTSJ) is an augmentation of Java for real time applications of various degrees of hardness. The central features of RTSJ are real t...
Gary Lindstrom, Peter C. Mehlitz, Willem Visser