111 search results - page 11 / 23 » Extending SRT for parallel applications in tiled-CMP archite... |
81
Voted
IPPS
2008
IEEE
15 years 4 months ago
2008
IEEE
We present an auto-tuning approach to optimize application performance on emerging multicore architectures. The methodology extends the idea of searchbased performance optimizatio...
CGO
2008
IEEE
15 years 4 months ago
2008
IEEE
In recent years, the microprocessor industry has embraced chip multiprocessors (CMPs), also known as multi-core architectures, as the dominant design paradigm. For existing and ne...
100
click to vote
IPPS
2010
IEEE
14 years 7 months ago
2010
IEEE
Predicting how well applications may run on modern systems is becoming increasingly challenging. It is no longer sufficient to look at number of floating point operations and commu...
EAGC
2004
Springer
15 years 3 months ago
2004
Springer
AS complexity of computational applications and their environments has been increased due to the heterogeneity of resources; complexity, continuous changes of the applications as w...
ICCD
2004
IEEE
15 years 6 months ago
2004
IEEE
A programmable parallel digital signal processor (DSP) core for embedded applications is presented which combines the concepts of single instruction stream over multiple data stre...