4155 search results - page 79 / 831 » External Memory Algorithms |
115
click to vote
CDES
2006
15 years 3 months ago
2006
- Many memory-sensitive embedded applications can tolerate small performance degradations if doing so can reduce the memory space requirements significantly. This paper explores th...
129
click to vote
CSREAESA
2006
15 years 3 months ago
2006
Modern processors have a small on-chip local memory for instructions. Usually it is in the form of a cache but in some cases it is an addressable memory. In the latter, the user is...
217
click to vote
SOSP
2007
ACM
15 years 11 months ago
2007
ACM
We propose SecVisor, a tiny hypervisor that ensures code integrity for commodity OS kernels. In particular, SecVisor ensures that only approved code can execute in kernel mode ove...
129
click to vote
CF
2007
ACM
15 years 6 months ago
2007
ACM
This paper presents a novel architectural technique to hide fetch latency overhead of hardware encrypted and authenticated memory. A number of recent secure processor designs have...
150
Voted
ISPASS
2010
IEEE
15 years 4 months ago
2010
IEEE
Abstract—Transactional memory promises to generalize transactional programming to mainstream languages and data structures. The purported benefit of transactions is that they ar...