Sciweavers

40 search results - page 4 / 8
» FPGA Architecture for Real-Time Video Noise Estimation
Sort
View
ACIVS
2005
Springer
15 years 3 months ago
FPGA Design and Implementation of a Wavelet-Domain Video Denoising System
Multiresolution video denoising is becoming an increasingly popular research topic over recent years. Although several wavelet based algorithms reportedly outperform classical sing...
Mihajlo Katona, Aleksandra Pizurica, Nikola Teslic...
FPT
2005
IEEE
133views Hardware» more  FPT 2005»
15 years 3 months ago
FPGA-Based Conformance Testing and System Prototyping of an MPEG-4 SA-DCT Hardware Accelerator
Two FPGA implementations of a Shape Adaptive Discrete Cosine Transform (SA-DCT) accelerator are presented in this paper: one PCI-based and the other AMBA-based. The former is used...
Andrew Kinane, Alan Casey, Valentin Muresan, Noel ...
83
Voted
DSD
2009
IEEE
147views Hardware» more  DSD 2009»
15 years 1 months ago
A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation
Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low computat...
Abdulkadir Akin, Yigit Dogan, Ilker Hamzaoglu
ASPDAC
2004
ACM
107views Hardware» more  ASPDAC 2004»
15 years 2 months ago
Interconnect capacitance estimation for FPGAs
Abstract—The dynamic power consumed by a digital CMOS circuit is directly proportional to capacitance. In this paper, we consider pre-routing capacitance estimation for FPGAs and...
Jason Helge Anderson, Farid N. Najm
DSD
2007
IEEE
164views Hardware» more  DSD 2007»
15 years 3 months ago
An Efficient Hardware Architecture for Quarter-Pixel Accurate H.264 Motion Estimation
In this paper, we present an efficient hardware architecture for real-time implementation of quarter-pixel accurate variable block size motion estimation for H.264 / MPEG4 Part 10...
Serkan Oktem, Ilker Hamzaoglu