Sciweavers

353 search results - page 21 / 71
» FPGA architecture characterization for system level performa...
Sort
View
MOBIHOC
2009
ACM
15 years 10 months ago
Characterizing the exit process of a non-saturated IEEE 802.11 wireless network
In this paper, we consider a non-saturated IEEE 802.11 based wireless network. We use a three-way fixed point to model the node behavior with Bernoulli packet arrivals and determi...
Punit Rathod, Onkar Dabeer, Abhay Karandikar, Anir...
96
Voted
ICN
2001
Springer
15 years 2 months ago
A System Level Framework for Streaming 3-D Meshes over Packet Networks
In this paper, a system-level framework is proposed for 3-D graphics streaming. The proposed architecture is scalable with respect to the variations in both bandwidth and channel e...
Ghassan Al-Regib, Yucel Altunbasak
LCTRTS
1998
Springer
15 years 1 months ago
Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques
Abstract. Previously published methods for estimation of the worstcase execution time on contemporary processors with complex pipelines and multi-level memory hierarchies result in...
Thomas Lundqvist, Per Stenström
IPPS
2005
IEEE
15 years 3 months ago
Characterizing Secure Dynamic Web Applications Scalability
Security in the access to web contents and the interaction with web sites is becoming one of the most important issues in Internet. Servers need to provide certain levels of secur...
Jordi Guitart, Vicenç Beltran, David Carrer...
72
Voted
DATE
2006
IEEE
140views Hardware» more  DATE 2006»
15 years 3 months ago
A hybrid framework for design and analysis of fault-tolerant architectures
It is anticipated that self assembled ultra-dense nanomemories will be more susceptible to manufacturing defects and transient faults than conventional CMOS-based memories, thus t...
Debayan Bhaduri, Sandeep K. Shukla, Deji Coker, Va...