353 search results - page 23 / 71 » FPGA architecture characterization for system level performa... |
103
click to vote
FPGA
2007
ACM
15 years 3 months ago
2007
ACM
Chip-multiprocessors are quickly gaining momentum in all segments of computing. However, the practical success of CMPs strongly depends on addressing the difficulty of multithread...
TECS
2008
14 years 9 months ago
2008
tion. Transaction Level Modeling (TLM) has been proposed to abstract communication for highspeed system simulation and rapid design space exploration. Although being widely accepte...
MDAI
2005
Springer
15 years 3 months ago
2005
Springer
Abstract. Common inductive learning strategies offer the tools for knowledge acquisition, but possess some inherent limitations due to the use of fixed bias during the learning p...
APSEC
2010
IEEE
14 years 4 months ago
2010
IEEE
Organizations are adopting multiple best practices models to improve overall performance. Their objective is to capture the cumulative added value of each model into one single env...
ICECCS
2009
IEEE
14 years 7 months ago
2009
IEEE
In hard real-time systems such as avionics, computer board level designs are typically customized to meet specific reliability and real time requirements. This paper focuses on co...