Sciweavers

353 search results - page 42 / 71
» FPGA architecture characterization for system level performa...
Sort
View
DATE
2006
IEEE
110views Hardware» more  DATE 2006»
15 years 3 months ago
Configurable multiprocessor platform with RTOS for distributed execution of UML 2.0 designed applications
This paper presents the design and full prototype implementation of a configurable multiprocessor platform that supports distributed execution of applications described in UML 2.0...
Tero Arpinen, Petri Kukkala, Erno Salminen, Marko ...
ECBS
1997
IEEE
118views Hardware» more  ECBS 1997»
15 years 1 months ago
A generic system for interactive real-time animation
We present a new approach to an interactive design and analysis environment for visual languages. The main components, i.e., editor, animator, and interpreter, are introduced. The...
Marita Dücker, Georg Lehrenfeld, Wolfgang M&u...
CCECE
2006
IEEE
15 years 3 months ago
QOS Driven Network-on-Chip Design for Real Time Systems
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
Ankur Agarwal, Mehmet Mustafa, Abhijit S. Pandya
JOIN
2007
96views more  JOIN 2007»
14 years 9 months ago
Universal Routing and Performance Assurance for Distributed Networks
In this paper, we show that universal routing can be achieved with low overhead in distributed networks. The validity of our results rests on a new network called the fat-stack. W...
Kevin F. Chen, Edwin Hsing-Mean Sha
CODES
2001
IEEE
15 years 1 months ago
A design framework to efficiently explore energy-delay tradeoffs
Comprehensive exploration of the design space parameters at the system-level is a crucial task to evaluate architectural tradeoffs accounting for both energy and performance const...
William Fornaciari, Donatella Sciuto, Cristina Sil...