Sciweavers

353 search results - page 69 / 71
» FPGA architecture characterization for system level performa...
Sort
View
DATE
2008
IEEE
112views Hardware» more  DATE 2008»
15 years 4 months ago
An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers
Low-Cost test methodologies for Systems-on-Chip are increasingly popular. They dictate which features have to be included on-chip and which test procedures have to be adopted in o...
Paolo Bernardi, Matteo Sonza Reorda
VLSID
2003
IEEE
147views VLSI» more  VLSID 2003»
15 years 10 months ago
SoC Synthesis with Automatic Hardware Software Interface Generation
Design of efficient System-on-Chips (SoCs) require thorough application analysis to identify various compute intensive parts. These compute intensive parts can be mapped to hardwa...
Amarjeet Singh 0002, Amit Chhabra, Anup Gangwar, B...
AES
2005
Springer
137views Cryptology» more  AES 2005»
14 years 9 months ago
Design of a multimedia processor based on metrics computation
Media-processing applications, such as signal processing, 2D and 3D graphics rendering, and image compression, are the dominant workloads in many embedded systems today. The real-...
Nader Ben Amor, Yannick Le Moullec, Jean-Philippe ...
ACSAC
2008
IEEE
15 years 4 months ago
Defending Against Attacks on Main Memory Persistence
Main memory contains transient information for all resident applications. However, if memory chip contents survives power-off, e.g., via freezing DRAM chips, sensitive data such a...
William Enck, Kevin R. B. Butler, Thomas Richardso...
WSC
2007
14 years 12 months ago
Using ontologies for simulation integration
This paper describes the motivations, methods, and solution concepts for the use of ontologies for simulation model integration. Ontological analysis has been shown to be an effec...
Perakath C. Benjamin, Kumar V. Akella, Ajay Verma