1862 search results - page 265 / 373 » FPGA |
157
click to vote
IPPS
2005
IEEE
15 years 10 months ago
2005
IEEE
This paper presents a hardware architecture for Multi Protocol Label Switching (MPLS). MPLS is a protocol used primarily to prioritize internet traffic and improve bandwidth utili...
ISCAS
2005
IEEE
15 years 10 months ago
2005
IEEE
- This paper deals with the efficient realization of a 128-pt FFT/IFFT processor for application in IEEE 802.15.3a standard. The 128-pt FFT/IFFT architecture has been designed by d...
134
click to vote
ISCAS
2005
IEEE
15 years 10 months ago
2005
IEEE
— This paper introduces a heuristic solution to the multiple restricted multiplication (MRM) optimization problem. MRM refers to a situation where a single variable is multiplied...
118
click to vote
MSE
2005
IEEE
15 years 10 months ago
2005
IEEE
In this paper we present an FPGA-based daughtercard designed for TI’s C6000 family of DSP Starter Kits (DSKs). The hardware, initially designed for a course project, provides a ...
151
Voted
RSP
2005
IEEE
15 years 10 months ago
2005
IEEE
Our software synthesis tool, CSP++, generates C++ source code from verifiable CSPm specifications, and includes a framework for runtime execution. Our technique of selective for...