Sciweavers

1862 search results - page 285 / 373
» FPGA
Sort
View
WCE
2007
15 years 5 months ago
MR Image Reconstruction from Pseudo-Hex Lattice Sampling Patterns Using Separable FFT
Abstract— Common MRI sampling patterns in kspace, such as spiral trajectories, have nonuniform density and do not lie on a rectangular grid. We propose mapping the sampled data t...
Jae-Ho Kim, Fred L. Fontaine
CHES
2010
Springer
141views Cryptology» more  CHES 2010»
15 years 5 months ago
Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs
Performance in hardware has been demonstrated to be an important factor in the evaluation of candidates for cryptographic standards. Up to now, no consensus exists on how such an e...
Kris Gaj, Ekawat Homsirikamol, Marcin Rogawski
DDECS
2009
IEEE
116views Hardware» more  DDECS 2009»
15 years 5 months ago
MTPP - Modular Traffic Processing Platform
High-speed (10 Gb/s and above) network monitoring and traffic processing requires hardware acceleration. Different applications require different functions to be placed in hardware...
Jiri Halak, Sven Ubik
ARCS
2010
Springer
15 years 4 months ago
A Tightly Coupled Accelerator Infrastructure for Exact Arithmetics
Processor speed and available computing power constantly increases, enabling computation of more and more complex problems such as numerical simulations of physical processes. In t...
Fabian Nowak, Rainer Buchty
CORR
2010
Springer
76views Education» more  CORR 2010»
15 years 4 months ago
Study of Reconfigurable Mostly Digital Radio for Manet
We introduce the radio reconfigurability thanks to IRUWB mostly digital architecture for MANET context. This particular context implies some constraints on the radio interface suc...
Aubin Lecointre, Daniela Dragomirescu, Robert Plan...