Sciweavers

1862 search results - page 306 / 373
» FPGA
Sort
View
DATE
2008
IEEE
76views Hardware» more  DATE 2008»
15 years 10 months ago
Front End Device for Content Networking
The bandwidth and speed of network connections are continually increasing. The speed increase in network technology is set to soon outpace the speed increase in CMOS technology. T...
Jeremy Buboltz, Taskin Koçak
DATE
2008
IEEE
143views Hardware» more  DATE 2008»
15 years 10 months ago
Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming
Multi-input addition is an important operation for many DSP and video processing applications. On FPGAs, multi-input addition has traditionally been implemented using trees of car...
Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne
FCCM
2008
IEEE
205views VLSI» more  FCCM 2008»
15 years 10 months ago
Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation
The recent turmoil in global credit markets has demonstrated the need for advanced modelling of credit risk, which can take into account the effects of changing economic condition...
David B. Thomas, Wayne Luk
ICASSP
2008
IEEE
15 years 10 months ago
Parameterized design framework for hardware implementation of particle filters
Particle filtering methods provide powerful techniques for solving non-linear state-estimation problems, and are applied to a variety of application areas in signal processing. Be...
Sankalita Saha, Neal K. Bambha, Shuvra S. Bhattach...
147
Voted
IPPS
2008
IEEE
15 years 10 months ago
Energy efficient packet classification hardware accelerator
Packet classification is an important function in a router’s line-card. Although many excellent solutions have been proposed in the past, implementing high speed packet classifi...
Alan Kennedy, Xiaojun Wang, Bin Liu