1862 search results - page 311 / 373 » FPGA |
109
click to vote
ISCAS
2007
IEEE
15 years 10 months ago
2007
IEEE
—This paper presents a DAC architecture built on parallel current-steering sub-DAC entities. Two main novelties are explored: flexibility and smartness. Firstly, a number of avai...
131
click to vote
ISCAS
2007
IEEE
15 years 10 months ago
2007
IEEE
— In state of the art hardware-software-co-design flows for FPGA based systems, the hardware-software partitioning problem is solved offline, thus, omitting the great flexibil...
124
click to vote
ISCAS
2007
IEEE
15 years 10 months ago
2007
IEEE
A SoC design for applications of OMA DRM 2 Agent in mobile phones is presented in this paper, which has been verified by Altera Stratix EP1S80B956C6 FPGA development board. Several...
137
click to vote
MICRO
2007
IEEE
15 years 10 months ago
2007
IEEE
This paper describes FAST, a novel simulation methodology that can produce simulators that (i) are orders of magnitude faster than comparable simulators, (ii) are cycleaccurate, (...
159
click to vote
RSP
2007
IEEE
15 years 10 months ago
2007
IEEE
A widely used approach to avoid network intrusion is SNORT, an open source Network Intrusion Detection System (NIDS). This work describes SPP-NIDS, a architecture for intrusion de...