Sciweavers

1862 search results - page 338 / 373
» FPGA
Sort
View
FPL
2006
Springer
105views Hardware» more  FPL 2006»
15 years 1 months ago
A Scalable Network ASIP Enabling Flow Awareness in Ethernet Access
In this paper we research an FPGA based Application Specific Instruction Set Processor (ASIP) tailored to the needs of a flow aware Ethernet access node. The processor has an arch...
K. Van Renterghem, Dieter Verhulst, S. Verschuere,...
FPL
2006
Springer
96views Hardware» more  FPL 2006»
15 years 1 months ago
Reducing the Space Complexity of Pipelined Routing Using Modified Range Encoding
Interconnect delays are becoming an increasingly significant part of the critical path delay for circuits implemented in FPGAs. Pipelined interconnects have been proposed to addre...
Allan Carroll, Carl Ebeling
FPL
2006
Springer
211views Hardware» more  FPL 2006»
15 years 1 months ago
Comparing FPGAs to Graphics Accelerators and the Playstation 2 Using a Unified Source Description
Field programmable gate arrays (FPGAs), graphics processing units (GPUs) and Sony's PlayStation 2 vector units offer scope for hardware acceleration of applications. We compa...
Lee W. Howes, Paul Price, Oskar Mencer, Olav Beckm...
GCCB
2006
15 years 1 months ago
Accelerated microRNA-Precursor Detection Using the Smith-Waterman Algorithm on FPGAs
During the last few years more and more functionalities of RNA have been discovered that were previously thought of being carried out by proteins alone. One of the most striking di...
Patrick May, Gunnar W. Klau, Markus Bauer, Thomas ...
CHES
2003
Springer
146views Cryptology» more  CHES 2003»
15 years 1 months ago
Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs
Abstract. Performance evaluation of the Advanced Encryption Standard candidates has led to intensive study of both hardware and software implementations. However, although plentifu...
François-Xavier Standaert, Gaël Rouvro...