Sciweavers

391 search results - page 33 / 79
» Factored Language Models and Generalized Parallel Backoff
Sort
View
SAC
2006
ACM
15 years 5 months ago
Building the functional performance model of a processor
In this paper, we present an efficient procedure for building a piecewise linear function approximation of the speed function of a processor with hierarchical memory structure. Th...
Alexey L. Lastovetsky, Ravi Reddy, Robert Higgins
FPL
2003
Springer
95views Hardware» more  FPL 2003»
15 years 5 months ago
A Model for Hardware Realization of Kernel Loops
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
Jirong Liao, Weng-Fai Wong, Tulika Mitra
PPAM
2005
Springer
15 years 5 months ago
Total Exchange Performance Modelling Under Network Contention
Abstract. One of the most important collective communication patterns for scientific applications is the many to many, also called complete exchange. Although efficient All-to-All...
Luiz Angelo Steffenel, Grégory Mounié...
TSP
2008
118views more  TSP 2008»
14 years 11 months ago
A Block Component Model-Based Blind DS-CDMA Receiver
In this paper, we consider the problem of blind multiuser separation-equalization in the uplink of a wideband DS-CDMA system, in a multipath propagation environment with intersymbo...
Dimitri Nion, Lieven De Lathauwer
PODC
2010
ACM
15 years 3 months ago
Transactional predication: high-performance concurrent sets and maps for STM
Concurrent collection classes are widely used in multi-threaded programming, but they provide atomicity only for a fixed set of operations. Software transactional memory (STM) pr...
Nathan Grasso Bronson, Jared Casper, Hassan Chafi,...