Sciweavers

352 search results - page 35 / 71
» Fail-Awareness in Timed Asynchronous Systems
Sort
View
DDECS
2009
IEEE
106views Hardware» more  DDECS 2009»
15 years 10 months ago
Forward and backward guarding in early output logic
—Quasi Delay Insensitive asynchronous logic is a very robust system allowing safe implementations while requiring minimal timing assumptions. Unfortunately the design methodologi...
Charlie Brej, Doug Edwards
134
Voted
HICSS
1998
IEEE
142views Biometrics» more  HICSS 1998»
15 years 8 months ago
Meetings in a Virtual Space: Creating a Digital Document
Improvements in computer network infrastructures and information utilities have led to an increase in the number of social and work interactions carried out `virtually' by ge...
Lori Toomey, Lia Adams, Elizabeth F. Churchill
TPPP
1994
15 years 8 months ago
Advanced Component Interface Specification
We introduce a method for the specification of reactive asynchronous components with a concurrent access interface and outline its mathematical foundation. The method supports the...
Manfred Broy
141
Voted
TIME
2008
IEEE
15 years 10 months ago
Practical First-Order Temporal Reasoning
In this paper we consider the specification and verification of infinite-state systems using temporal logic. In particular, we describe parameterised systems using a new variet...
Clare Dixon, Michael Fisher, Boris Konev, Alexei L...
RTSS
2008
IEEE
15 years 10 months ago
Predictable Interrupt Management and Scheduling in the Composite Component-Based System
This paper presents the design of user-level scheduling hierarchies in the Composite component-based system. The motivation for this is centered around the design of a system that...
Gabriel Parmer, Richard West