Sciweavers

380 search results - page 54 / 76
» Fast, Effective Dynamic Compilation
Sort
View
USENIX
1996
15 years 3 months ago
A Comparison of OS Extension Technologies
The current trend in operating systems research is to allow applications to dynamically extend the kernel to improve application performance or extend functionality, but the most ...
Christopher Small, Margo I. Seltzer
SBCCI
2006
ACM
200views VLSI» more  SBCCI 2006»
15 years 7 months ago
REDEFIS: a system with a redefinable instruction set processor
The growing complexity and production cost of processor-based systems have imposed big constraints in SoC design of new systems. GPPs and ASICs are unable to fit the tight perform...
Victor M. Goulart Ferreira, Lovic Gauthier, Takayu...
SC
2005
ACM
15 years 7 months ago
Making Sequential Consistency Practical in Titanium
The memory consistency model in parallel programming controls the order in which operations performed by one thread may be observed by another. Language designers have been reluct...
Amir Kamil, Jimmy Su, Katherine A. Yelick
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
15 years 7 months ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan
ICCD
2007
IEEE
109views Hardware» more  ICCD 2007»
15 years 5 months ago
Improving cache efficiency via resizing + remapping
In this paper we propose techniques to dynamically downsize or upsize a cache accompanied by cache set/line shutdown to produce efficient caches. Unlike previous approaches, resiz...
Subramanian Ramaswamy, Sudhakar Yalamanchili