Sciweavers

308 search results - page 20 / 62
» Fast Comparisons of Circuit Implementations
Sort
View
SDM
2011
SIAM
242views Data Mining» more  SDM 2011»
14 years 2 months ago
Fast Algorithms for Finding Extremal Sets
Identifying the extremal (minimal and maximal) sets from a collection of sets is an important subproblem in the areas of data-mining and satisfiability checking. For example, ext...
Roberto J. Bayardo, Biswanath Panda
SBCCI
2005
ACM
132views VLSI» more  SBCCI 2005»
15 years 5 months ago
Design and power optimization of CMOS RF blocks operating in the moderate inversion region
In this work the design of radiofrequency CMOS circuit blocks in the 910MHz ISM band, while biasing the MOS transistor in the moderate inversion region, is analyzed. An amplifier ...
Leonardo Barboni, Rafaella Fiorelli
ISMVL
2006
IEEE
108views Hardware» more  ISMVL 2006»
15 years 5 months ago
A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices
Abstract— This paper presents a novel voltage mode Balanced Ternary Adder (BTA), implemented with Recharged SemiFloating Gate Devices. By using balanced ternary notation, it poss...
Henning Gundersen, Yngvar Berg
DAC
1994
ACM
15 years 3 months ago
Functional Test Generation for FSMs by Fault Extraction
Recent results indicate that functional test pattern generation (TPG) techniques may provide better defect coverages than do traditional logic-level techniques. Functional TPG alg...
Bapiraju Vinnakota, Jason Andrews
103
Voted
ICCAD
2008
IEEE
200views Hardware» more  ICCAD 2008»
14 years 5 months ago
Accurate Equivalent Energy Breakeven Time Estimation for Power Gating
Run-time Power Gating (RTPG) is a recent technique, which aims at aggressively reducing leakage power consumption. Energy breakeven time (EBT), or equivalent sleep time has been pr...
Hao Xu, Wen-Ben Jone, Ranga Vemuri