308 search results - page 26 / 62 » Fast Comparisons of Circuit Implementations |
GLVLSI
2006
IEEE
15 years 5 months ago
2006
IEEE
In this paper we have applied statistical sizing in an industrial setting. Efficient implementation of the statistical sizing algorithm is achieved by utilizing a dedicated interi...
ISQED
2003
IEEE
15 years 5 months ago
2003
IEEE
We discuss a non-intrusive methodology for concurrent fault detection in random combinational logic. The proposed method is similar to duplication, wherein a replica of the circui...
ISLPED
1995
ACM
15 years 3 months ago
1995
ACM
This paper presents an e ective multiple clocking scheme for lower power RTL circuit design. The basis is to partition a behavioral description of the circuit into m modules fed b...
120
click to vote
CODES
2005
IEEE
15 years 5 months ago
2005
IEEE
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
ICCD
2000
IEEE
15 years 4 months ago
2000
IEEE
This paper describes the application of binary and multivalued SPFD-based wire removal techniques for circuit implementations utilizing networks of PLAs. It has been shown that a ...