Sciweavers

10146 search results - page 1798 / 2030
» Fast FAST
Sort
View
ICCAD
2004
IEEE
147views Hardware» more  ICCAD 2004»
16 years 1 months ago
Interval-valued reduced order statistical interconnect modeling
9, IO]. However, unlike the case with static timing, it is not so easy We show how recent advances in the handling of correlated interval representations of range uncertainty can b...
James D. Ma, Rob A. Rutenbar
ICCAD
2002
IEEE
227views Hardware» more  ICCAD 2002»
16 years 1 months ago
Generic ILP versus specialized 0-1 ILP: an update
Optimized solvers for the Boolean Satisfiability (SAT) problem have many applications in areas such as hardware and software verification, FPGA routing, planning, etc. Further use...
Fadi A. Aloul, Arathi Ramani, Igor L. Markov, Kare...
ICCAD
2002
IEEE
124views Hardware» more  ICCAD 2002»
16 years 1 months ago
Symbolic pointer analysis
— One of the bottlenecks in the recent movement of hardware synthesis from behavioral C programs is the difficulty in reasoning about runtime pointer values at compile time. The...
Jianwen Zhu
ICCAD
2001
IEEE
192views Hardware» more  ICCAD 2001»
16 years 1 months ago
BOOM - A Heuristic Boolean Minimizer
We present a two-level Boolean minimization tool (BOOM) based on a new implicant generation paradigm. In contrast to all previous minimization methods, where the implicants are ge...
Jan Hlavicka, Petr Fiser
SOSP
2007
ACM
16 years 1 months ago
DejaView: a personal virtual computer recorder
As users interact with the world and their peers through their computers, it is becoming important to archive and later search the information that they have viewed. We present De...
Oren Laadan, Ricardo A. Baratto, Dan B. Phung, Sha...
« Prev « First page 1798 / 2030 Last » Next »