Sciweavers

406 search results - page 44 / 82
» Fast Increment Registers
Sort
View
VTC
2008
IEEE
382views Communications» more  VTC 2008»
15 years 6 months ago
NCTUns 5.0: A Network Simulator for IEEE 802.11(p) and 1609 Wireless Vehicular Network Researches
Abstract—NCTUns is a novel network simulator and emulator that has many unique features over traditional network simulators and emulators. It is an open-source software running o...
Shie-Yuan Wang, Chih-Che Lin
ASYNC
2007
IEEE
131views Hardware» more  ASYNC 2007»
15 years 6 months ago
High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link
A high data rate asynchronous bit-serial link for long-range on-chip communication is presented. The data bit cycle time is equal to a single gate delay, enabling 67Gbps throughpu...
Rostislav (Reuven) Dobkin, Yevgeny Perelman, Tuvia...
DATE
2007
IEEE
117views Hardware» more  DATE 2007»
15 years 6 months ago
Rapid and accurate latch characterization via direct Newton solution of setup/hold times
Characterizing setup/hold times of latches and registers, a crucial component for achieving timing closure of large digital designs, typically occupies months of computation in in...
Shweta Srivastava, Jaijeet S. Roychowdhury
SIES
2007
IEEE
15 years 6 months ago
Design Space Exploration with Evolutionary Multi-Objective Optimisation
— High level synthesis is one of the next major steps to improve the hw/sw co-design process. The advantages of high nthesis are two-fold. At first the level of abstraction is r...
Martin Holzer 0002, Bastian Knerr, Markus Rupp
CHES
2004
Springer
155views Cryptology» more  CHES 2004»
15 years 5 months ago
A Low-Cost ECC Coprocessor for Smartcards
Abstract. In this article we present a low-cost coprocessor for smartcards which supports all necessary mathematical operations for a fast calculation of the Elliptic Curve Digital...
Harald Aigner, Holger Bock, Markus Hütter, Jo...