Sciweavers

406 search results - page 46 / 82
» Fast Increment Registers
Sort
View
RSFDGRC
2005
Springer
156views Data Mining» more  RSFDGRC 2005»
15 years 5 months ago
Intrusion Detection System Based on Multi-class SVM
In this paper, we propose a new intrusion detection model, which keeps advantages of existing misuse detection model and anomaly detection model and resolves their problems. This ...
Hansung Lee, Jiyoung Song, Daihee Park
MICRO
1995
IEEE
102views Hardware» more  MICRO 1995»
15 years 3 months ago
Zero-cycle loads: microarchitecture support for reducing load latency
Untolerated load instruction latencies often have a significant impact on overall program performance. As one means of mitigating this effect, we present an aggressive hardware-b...
Todd M. Austin, Gurindar S. Sohi
VIS
2004
IEEE
178views Visualization» more  VIS 2004»
16 years 1 months ago
Depth Enhanced Panoramas
Depth enhanced panoramas are a practical solution to the difficult problem of inside-looking-out modeling. Depth enhanced panoramas extend color panoramas to support viewpoint tra...
Gleb Bahmutov, Voicu Popescu, Elisha Sacks
DATE
2006
IEEE
110views Hardware» more  DATE 2006»
15 years 5 months ago
Layout driven data communication optimization for high level synthesis
High level synthesis transformations play a major part in shaping the properties of the final circuit. However, most optimizations are performed without much knowledge of the fina...
Ryan Kastner, Wenrui Gong, Xin Hao, Forrest Brewer...
DATE
1999
IEEE
147views Hardware» more  DATE 1999»
15 years 4 months ago
Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths
In this paper, new and efficient BIST methodology and BIST hardware insertion algorithms are presented for RTL data paths obtained from high level synthesis. The methodology is ba...
Nicola Nicolici, Bashir M. Al-Hashimi