Sciweavers

169 search results - page 16 / 34
» Fast circuit simulation on graphics processing units
Sort
View
IPPS
1996
IEEE
15 years 1 months ago
A Hierarchical Parallel Processing System for the Multipass-Rendering Method
The multipass-rendering method integrating radiosity with ray-tracing gives one of the best solutions for synthesizing photo-realistic images. However, the method is also computat...
Hiroaki Kobayashi, Hitoshi Yamauchi, Yuichiro Toh,...
IJPP
2011
99views more  IJPP 2011»
14 years 4 months ago
Regular Lattice and Small-World Spin Model Simulations Using CUDA and GPUs
Data-parallel accelerator devices such as Graphical Processing Units (GPUs) are providing dramatic performance improvements over even multicore CPUs for lattice-oriented applicatio...
Kenneth A. Hawick, Arno Leist, Daniel P. Playne
CRV
2011
IEEE
254views Robotics» more  CRV 2011»
13 years 9 months ago
Wavelet Model-based Stereo for Fast, Robust Face Reconstruction
—When reconstructing a specific type or class of object using stereo, we can leverage prior knowledge of the shape of that type of object. A popular class of object to reconstru...
Alan Brunton, Jochen Lang, Eric Dubois, Chang Shu
PROCEDIA
2010
80views more  PROCEDIA 2010»
14 years 8 months ago
Visualising spins and clusters in regular and small-world Ising models with GPUs
Visualising computational simulation models of solid state physical systems is a hard problem for dense lattice models. Fly throughs and cutaways can aid viewer understanding of a...
Arno Leist, Daniel P. Playne, Kenneth A. Hawick
FPGA
1999
ACM
139views FPGA» more  FPGA 1999»
15 years 1 months ago
Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs
The demand for high-speed FPGA compilation tools has occurred for three reasons: first, as FPGA device capacity has grown, the computation time devoted to placement and routing h...
Yaska Sankar, Jonathan Rose