Sciweavers

50 search results - page 9 / 10
» Fast toggle rate computation for FPGA circuits
Sort
View
CAMP
2005
IEEE
13 years 12 months ago
Parallel Extraction Architecture for Image Moments of Numerous Objects
— In this paper, we propose a new architecture that can extract information of numerous objects in an image at highspeed. Various characteristics can be obtained from the image m...
Yoshihiro Watanabe, Takashi Komuro, Shingo Kagami,...
DAC
2006
ACM
14 years 7 months ago
Fast algorithms for slew constrained minimum cost buffering
As a prevalent constraint, sharp slew rate is often required in circuit design which causes a huge demand for buffering resources. This problem requires ultra-fast buffering techn...
Shiyan Hu, Charles J. Alpert, Jiang Hu, Shrirang K...
ICRA
2007
IEEE
201views Robotics» more  ICRA 2007»
14 years 17 days ago
Realtime and Robust Motion Tracking by Matched Filter on CMOS+FPGA Vision System
— This paper describes realtime and robust tracking of a planar motion target by matched filter implemented on the CMOS+FPGA vision system. It is required to obtain positional a...
Kazuhiro Shimizu, Shinichi Hirai
JRTIP
2008
300views more  JRTIP 2008»
13 years 6 months ago
Real-time human action recognition on an embedded, reconfigurable video processing architecture
Abstract In recent years, automatic human action recognition has been widely researched within the computer vision and image processing communities. Here we propose a realtime, emb...
Hongying Meng, Michael Freeman, Nick Pears, Chris ...
DATE
2009
IEEE
242views Hardware» more  DATE 2009»
14 years 1 months ago
A high performance reconfigurable Motion Estimation hardware architecture
Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. For the recently available high definition frame sizes and hi...
Ozgur Tasdizen, Halil Kukner, Abdulkadir Akin, Ilk...