Sciweavers

936 search results - page 111 / 188
» Fault tolerant mechanism design
Sort
View
APNOMS
2006
Springer
15 years 5 months ago
Distributed Fault Management in WBEM-Based Inter-AS TE for QoS Guaranteed DiffServ-over-MPLS
Distributed fault management and event notification are essential in Inter-AS Traffic Engineering (TE). In this paper we design and implement distributed fault management for WBEM...
Abdurakhmon Abdurakhmanov, Shahnaza Tursunova, Sha...
ISCA
2007
IEEE
120views Hardware» more  ISCA 2007»
15 years 8 months ago
Examining ACE analysis reliability estimates using fault-injection
ACE analysis is a technique to provide an early reliability estimate for microprocessors. ACE analysis couples data from performance models with low level design details to identi...
Nicholas J. Wang, Aqeel Mahesri, Sanjay J. Patel
ISCA
2010
IEEE
170views Hardware» more  ISCA 2010»
15 years 6 months ago
Relax: an architectural framework for software recovery of hardware faults
As technology scales ever further, device unreliability is creating excessive complexity for hardware to maintain the illusion of perfect operation. In this paper, we consider whe...
Marc de Kruijf, Shuou Nomura, Karthikeyan Sankaral...
117
Voted
DAC
2005
ACM
16 years 2 months ago
Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC
As feature sizes shrink, transient failures of on-chip network links become a critical problem. At the same time, many applications require guarantees on both message arrival prob...
Sorin Manolache, Petru Eles, Zebo Peng
109
Voted
CODES
2007
IEEE
15 years 8 months ago
Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
Paul Pop, Kåre Harbo Poulsen, Viacheslav Izo...