Sciweavers

936 search results - page 121 / 188
» Fault tolerant mechanism design
Sort
View
HPCA
2006
IEEE
16 years 7 days ago
BulletProof: a defect-tolerant CMP switch architecture
As silicon technologies move into the nanometer regime, transistor reliability is expected to wane as devices become subject to extreme process variation, particle-induced transie...
Kypros Constantinides, Stephen Plaza, Jason A. Blo...
DSE
1998
80views more  DSE 1998»
14 years 11 months ago
The Voltan application programming environment for fail-silent processes
The Voltan software library for building distributed applications provides the support for (i) a processpair to act as single Voltan self-checking ‘fail-silent’ process; and (...
Dave Black, C. Low, Santosh K. Shrivastava
DSD
2007
IEEE
163views Hardware» more  DSD 2007»
15 years 6 months ago
Architecture of a Small Low-Cost Satellite
This paper presents the architecture of a small university satellite that we have developed. The main design criteria were low cost and fault tolerance, which have been achieved b...
Dante Del Corso, Claudio Passerone, Leonardo Maria...
GLVLSI
2003
IEEE
161views VLSI» more  GLVLSI 2003»
15 years 5 months ago
TEM-cell and surface scan to identify the electromagnetic emission of integrated circuits
The characterization as well as the control of the electromagnetic emission of integrated circuits is an important step in the design process of state of the art integrated circui...
Timm Ostermann, Bernd Deutschmann
WSS
1997
112views Control Systems» more  WSS 1997»
15 years 1 months ago
Propagated timestamps: a scheme for the stabilization of maximum-flow routing protocols
We present a distributed protocol for maintaining a maximum flow spanning tree in a network, with a designated node as the root of the tree. This maximum flow spanning tree can be...
Jorge Arturo Cobb, Mohamed Waris