936 search results - page 41 / 188 » Fault tolerant mechanism design |
122
click to vote
ICS
2007
Tsinghua U.
15 years 6 months ago
2007
Tsinghua U.
Large-scale parallel computing is relying increasingly on clusters with thousands of processors. At such large counts of compute nodes, faults are becoming common place. Current t...
MSS
2003
IEEE
15 years 5 months ago
2003
IEEE
In this paper, we present a parallel transmission architecture for SAN. By using two schedulers on the destination and source addresses of packets, the load of multiple data flows...
DATE
2005
IEEE
15 years 5 months ago
2005
IEEE
Triple Modular Redundancy (TMR) is a suitable fault tolerant technique for SRAM-based FPGA. However, one of the main challenges in achieving 100% robustness in designs protected b...
ESCIENCE
2006
IEEE
15 years 5 months ago
2006
IEEE
Many areas of science currently use computing resources as a important part of their research, and many research groups adopt cluster architecture to use them efficiently and mana...
IPPS
2006
IEEE
15 years 5 months ago
2006
IEEE
Graph alliances are recently developed global properties of any symmetric graph. Our purpose in the present paper is to design self-stabilizing fault tolerant distributed algorith...