Sciweavers

936 search results - page 68 / 188
» Fault tolerant mechanism design
Sort
View
DATE
2008
IEEE
109views Hardware» more  DATE 2008»
15 years 6 months ago
Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation
— Market and customer demands have continued to push the limits of CMOS performance. At-speed test has become a common method to ensure these high performance chips are being shi...
Jeremy Lee, Sumit Narayan, Mike Kapralos, Mohammad...
DSD
2006
IEEE
116views Hardware» more  DSD 2006»
15 years 6 months ago
Mapping of Fault-Tolerant Applications with Transparency on Distributed Embedded Systems*
In this paper we present an approach for the mapping optimization of fault-tolerant embedded systems for safetycritical applications. Processes and messages are statically schedul...
Viacheslav Izosimov, Paul Pop, Petru Eles, Zebo Pe...
HPCA
2003
IEEE
16 years 7 days ago
Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters
A challenging issue in today's server systems is to transparently deal with failures and application-imposed requirements for continuous operation. In this paper we address t...
Rosalia Christodoulopoulou, Reza Azimi, Angelos Bi...
ICCD
2006
IEEE
124views Hardware» more  ICCD 2006»
15 years 8 months ago
Customizable Fault Tolerant Caches for Embedded Processors
Abstract— The continuing divergence of processor and memory speeds has led to the increasing reliance on larger caches which have become major consumers of area and power in embe...
Subramanian Ramaswamy, Sudhakar Yalamanchili
MSS
2007
IEEE
87views Hardware» more  MSS 2007»
15 years 6 months ago
TPT-RAID: a High Performance Box-Fault Tolerant Storage System
TPT-RAID is a multi-box RAID wherein each ECC group comprises at most one block Jrom any given storage box, and can thus tolerate a boxJailure. It extends the idea ojan out-oj-ban...
Yitzhak Birk, Erez Zilber