7271 search results - page 1102 / 1455 » Fault-Tolerant Distributed Simulation |
134
click to vote
ICCD
2004
IEEE
16 years 6 days ago
2004
IEEE
Deterministic gate delay models have been widely used to find the transition probabilities at the nodes of a circuit for calculating the power dissipation. However, with progress...
103
Voted
ICCAD
2005
IEEE
16 years 6 days ago
2005
IEEE
Clock skew is becoming increasingly difficult to control due to variations. Link based non-tree clock distribution is a cost-effective technique for reducing clock skew variation...
120
Voted
ICCAD
2003
IEEE
16 years 6 days ago
2003
IEEE
The Y-architecture for on-chip interconnect is based on pervasive use of 0-, 120-, and 240-degree oriented semi-global and global wiring. Its use of three uniform directions explo...
152
Voted
ICCAD
2001
IEEE
16 years 6 days ago
2001
IEEE
— In this study we introduce NetBench, a benchmarking suite for network processors. NetBench contains a total of 9 applications that are representative of commercial applications...
141
click to vote
ICCAD
2001
IEEE
16 years 6 days ago
2001
IEEE
This paper presents a new methodology for system-level power and performance analysis of wireless multimedia systems. More precisely, we introduce an analytical approach based on ...